feat(fpga_diff): support async_clock for difftest axis (#78)

To reduce timing pressure and lower the CPU clock frequency to 25 MHz without affecting the transmission performance, the data of difftest is read using the AXI CLK of XDMA.